

U.S. PTO
18/033394



PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10033394	FILING DATE 12/29/2001	CLASS 438	SUBCLASS 563	GAU 2812	EXAMINER
----------------------	---------------------------	--------------	-----------------	-------------	----------

**APPLICANTS: Lee Seong-jae, Cho Won-ju, Park Kyoung-wan.

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:
REPUBLIC OF KOREA 01-66742 10/29/2001

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no
35 USC 119 conditions met ☐ yes ☐ no
Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET No.
2013p006

TITLE : Method of fabricating integrated circuit having shallow junction

U.S. DEPT. OF COMMERCE PAT. & TM. 10-436c Rev. 10-94

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)